

DOUBLE GATE MOSFET TRANSISTOR AND METHOD FOR  
THE PRODUCTION THEREOF

5

Cross-Reference to Related Application:

This application is a continuation of copending International Application PCT/DE00/01714, filed May 26, 2000, which designated the United States.

Background of the Invention:

Field of the Invention:

The invention relates to a method for fabricating a double gate MOSFET transistor (and to a double gate MOSFET transistor.)

The advancing miniaturization of bulk MOS transistors will encounter its limits in the foreseeable future as a result of the known short-channel effects. However, the principle of the MOS transistor can still continue to be utilized down to  
20 channel lengths of 10 nm or even less than that. The precondition is the most extensive possible punch-through of the gate potential through the entire channel region, which is best achieved in so-called double gate MOSFETs in conjunction with a very thin silicon region, as has been shown in the  
25 publication by F.G. Pikus et al. in Appl. Phys. Lett. 71, 3661 (1997).

Such transistors have only been able to be realized on a laboratory scale heretofore. Thus, J. P. Colinge et al. proposed, in IEDM 90-595, a method in which, on an silicon on insulator (SIO) substrate, the oxide is removed wet chemically in the region below the transistor channel and the space is later filled with the polysilicon of the rear side gate. However, the method has the disadvantage that the etching cannot be restricted to a small region and, what is more, there is no self-alignment with the top-side gate, which adversely effects the electrical properties.

Furthermore, the reference by H.-S. P. Wong et al., in IEDM 97-427, discloses a process in which the thin silicon channel region is produced by epitaxial growth through a correspondingly thin tunnel. The process appears to be extremely technologically demanding, however.

U.S. Patent No. 5,646,058 describes a double gate MOSFET transistor and a method for fabricating it. The transistor has a web-type channel region that is disposed between a source region and a drain region and, at its two horizontal sides is covered by a gate electrode and a gate oxide lying in between.

In Published, Non-Prosecuted German Patent Application DE 198 03 479 A1, which forms the generic type for the device claim, and the prior art disclosed therein in figures 49-51, thin-film transistors are described which are formed above a substrate and an insulation layer and in which at least one channel, formed as a web between a source region and a drain region, is completely embedded by a gate region and gate oxide layers lying in between.

#### Summary of the Invention:

It is accordingly an object of the invention to provide a double gate MOSFET transistor and a method for the production thereof which overcomes the above-mentioned disadvantages of the prior art methods and devices of this general type, which results in the most accurate possible alignment of the top-side and underside gates and, is technologically not too complex and difficult.

With the foregoing and other objects in view there is provided, in accordance with the invention, a method for fabricating a double gate MOSFET. The method includes providing a substrate structure having a silicon substrate layer, a first insulation layer disposed on the silicon substrate layer, a first spacer layer disposed on the first insulation layer, and a semiconductor layer disposed on the first spacer layer. The semiconductor layer is patterned

resulting in a semiconductor layer structure provided as a channel of the double gate MOSFET. A second spacer layer is deposited on the semiconductor layer structure and the first spacer layer. The first and second spacer layers are

5 patterned such that the semiconductor layer structure remains substantially completely embedded in the first and second spacer layers. A second insulation layer is deposited on a structure formed of the first and second spacer layers. Two depressions disposed along one direction are vertically etched, the two depressions are dimensioned such that the semiconductor layer structure is situated completely between them. During the etching of the two depressions, the second insulation layer, the first and second spacer layers and, in each case on both sides, an edge section of the semiconductor layer structure are etched through completely in each case. The depressions are filled with an electrically conductive material. A contact hole is formed in the second insulation layer. The first and second spacer layers are selectively removed through the contact hole made in the second insulation

20 layer. Third insulation layers are applied on inner walls of a region of removed spacer layers and on surfaces of the semiconductor layer structure. A further electrically conductive material is introduced into the region of the removed spacer layers.

Accordingly, the basic principle of the fabrication process according to the invention relates to embedding the semiconductor material of the transistor channel to be formed in a spacer material which is etched out selectively in the course of the process and replaced by the electrically conductive gate electrode material. The channel length is defined by an etching step by which the semiconductor layer, that is to say the channel region, and the spacer material are etched using one and the same mask.

In accordance with an added mode of the invention, there is the step of forming the substrate structure by applying the first insulation layer, the first spacer layer, and the semiconductor layer one after another.

In accordance with an additional mode of the invention, there is the step of recrystallizing the semiconductor layer after being applied by being irradiated with a laser beam.

In accordance with another mode of the invention, the substrate structure is formed by the steps of: providing the silicon substrate functioning as a first semiconductor substrate; applying the first insulation layer on the first semiconductor substrate; providing a second semiconductor substrate; applying the first spacer layer on the second semiconductor substrate; connecting the first and second

semiconductor substrates to one another using a wafer bonding process between the insulation layer and the first spacer layer; and reducing a thickness of the second semiconductor substrate resulting in the semiconductor layer.

5

In accordance with a further mode of the invention, there is the step of forming the first and second spacer layers from silicon nitride.

In accordance with another added mode of the invention, there is the step of planarizing the second insulation layer after being deposited.

In accordance with another additional mode of the invention, there is the step of carrying out the step of selectively removing the first and second spacer layers through the contact hole made in the second insulation layer.

In accordance with another further mode of the invention, there are the steps of forming the electrically conductive material from doped polycrystalline silicon, metal or silicide and forming the doped polycrystalline silicon by chemical vapor phase deposition and the doping is performed during the deposition.

25

In accordance with an added mode of the invention, there is the step of using a selectively acting, wet-chemical etching step for removing the first and second spacer layers.

- 5 In accordance with another mode of the invention, there is the step of applying the third insulation layers using a thermal oxidation process.

10 In accordance with an additional mode of the invention, there is the step of producing a relatively thin oxide layer on the surface of the semiconductor layer structure and producing a relatively thick oxide layer on the inner walls of the region of the removed spacer layers.

15 In accordance with another mode of the invention, there are the steps of forming the further electrically conductive material from doped polycrystalline silicon, metal or silicide; and forming the doped polycrystalline silicon by chemical vapor phase deposition and a doping is performed  
20 during the chemical vapor phase deposition.

In accordance with a further mode of the invention, there are the steps applying an oxide layer as the first insulation layer, applying a silicon layer as the semiconductor layer,  
25 depositing an oxide layer as the second insulation layer, and applying oxide layers as the third insulation layers.

In accordance with a concomitant mode of the invention, there is the step of using arsenic atoms or phosphorous atoms in the doping process.

5

With the foregoing and other objects in view there is provided, in accordance with the invention, a double gate MOSFET. The MOSFET includes a substrate, a first insulation layer disposed on the substrate, a semiconductor layer structure having horizontal surfaces and vertical surfaces, and a gate electrode disposed on the first insulation layer. The gate electrode completely surrounds the horizontal surfaces of the semiconductor layer structure, and the semiconductor layer structure is embedded in the gate electrode. A source region is disposed on the first insulation layer. A drain region is disposed on the first insulation layer, the source region and the drain region are disposed on opposite sides of the semiconductor layer structure and of the gate electrode, the source region and the drain region are contact-connected to the vertical surfaces of the semiconductor layer structure. A second insulation layer is disposed on the first insulation layer and the gate electrode. The second insulation layer has a contact hole formed therein for making contact with the gate electrode in a region of the gate electrode at a lateral distance from the semiconductor layer structure. Third insulation layers are

20

25



disposed on the gate electrode, the source region and the drain region.

In accordance with an added feature of the invention, the gate  
5 electrode, the source region, and/or the drain region is  
formed from doped polycrystalline silicon, metal or silicide.

Other features which are considered as characteristic for the invention are set forth in the appended claims.

10  
15  
20  
25  
30  
35  
40  
45  
50  
55  
60  
65  
70  
75  
80  
85  
90  
95  
100  
105  
110  
115  
120  
125  
130  
135  
140  
145  
150  
155  
160  
165  
170  
175  
180  
185  
190  
195  
200  
205  
210  
215  
220  
225  
230  
235  
240  
245  
250  
255  
260  
265  
270  
275  
280  
285  
290  
295  
300  
305  
310  
315  
320  
325  
330  
335  
340  
345  
350  
355  
360  
365  
370  
375  
380  
385  
390  
395  
400  
405  
410  
415  
420  
425  
430  
435  
440  
445  
450  
455  
460  
465  
470  
475  
480  
485  
490  
495  
500  
505  
510  
515  
520  
525  
530  
535  
540  
545  
550  
555  
560  
565  
570  
575  
580  
585  
590  
595  
600  
605  
610  
615  
620  
625  
630  
635  
640  
645  
650  
655  
660  
665  
670  
675  
680  
685  
690  
695  
700  
705  
710  
715  
720  
725  
730  
735  
740  
745  
750  
755  
760  
765  
770  
775  
780  
785  
790  
795  
800  
805  
810  
815  
820  
825  
830  
835  
840  
845  
850  
855  
860  
865  
870  
875  
880  
885  
890  
895  
900  
905  
910  
915  
920  
925  
930  
935  
940  
945  
950  
955  
960  
965  
970  
975  
980  
985  
990  
995  
1000  
1005  
1010  
1015  
1020  
1025  
1030  
1035  
1040  
1045  
1050  
1055  
1060  
1065  
1070  
1075  
1080  
1085  
1090  
1095  
1100  
1105  
1110  
1115  
1120  
1125  
1130  
1135  
1140  
1145  
1150  
1155  
1160  
1165  
1170  
1175  
1180  
1185  
1190  
1195  
1200  
1205  
1210  
1215  
1220  
1225  
1230  
1235  
1240  
1245  
1250  
1255  
1260  
1265  
1270  
1275  
1280  
1285  
1290  
1295  
1300  
1305  
1310  
1315  
1320  
1325  
1330  
1335  
1340  
1345  
1350  
1355  
1360  
1365  
1370  
1375  
1380  
1385  
1390  
1395  
1400  
1405  
1410  
1415  
1420  
1425  
1430  
1435  
1440  
1445  
1450  
1455  
1460  
1465  
1470  
1475  
1480  
1485  
1490  
1495  
1500  
1505  
1510  
1515  
1520  
1525  
1530  
1535  
1540  
1545  
1550  
1555  
1560  
1565  
1570  
1575  
1580  
1585  
1590  
1595  
1600  
1605  
1610  
1615  
1620  
1625  
1630  
1635  
1640  
1645  
1650  
1655  
1660  
1665  
1670  
1675  
1680  
1685  
1690  
1695  
1700  
1705  
1710  
1715  
1720  
1725  
1730  
1735  
1740  
1745  
1750  
1755  
1760  
1765  
1770  
1775  
1780  
1785  
1790  
1795  
1800  
1805  
1810  
1815  
1820  
1825  
1830  
1835  
1840  
1845  
1850  
1855  
1860  
1865  
1870  
1875  
1880  
1885  
1890  
1895  
1900  
1905  
1910  
1915  
1920  
1925  
1930  
1935  
1940  
1945  
1950  
1955  
1960  
1965  
1970  
1975  
1980  
1985  
1990  
1995  
2000  
2005  
2010  
2015  
2020  
2025  
2030  
2035  
2040  
2045  
2050  
2055  
2060  
2065  
2070  
2075  
2080  
2085  
2090  
2095  
2100  
2105  
2110  
2115  
2120  
2125  
2130  
2135  
2140  
2145  
2150  
2155  
2160  
2165  
2170  
2175  
2180  
2185  
2190  
2195  
2200  
2205  
2210  
2215  
2220  
2225  
2230  
2235  
2240  
2245  
2250  
2255  
2260  
2265  
2270  
2275  
2280  
2285  
2290  
2295  
2300  
2305  
2310  
2315  
2320  
2325  
2330  
2335  
2340  
2345  
2350  
2355  
2360  
2365  
2370  
2375  
2380  
2385  
2390  
2395  
2400  
2405  
2410  
2415  
2420  
2425  
2430  
2435  
2440  
2445  
2450  
2455  
2460  
2465  
2470  
2475  
2480  
2485  
2490  
2495  
2500  
2505  
2510  
2515  
2520  
2525  
2530  
2535  
2540  
2545  
2550  
2555  
2560  
2565  
2570  
2575  
2580  
2585  
2590  
2595  
2600  
2605  
2610  
2615  
2620  
2625  
2630  
2635  
2640  
2645  
2650  
2655  
2660  
2665  
2670  
2675  
2680  
2685  
2690  
2695  
2700  
2705  
2710  
2715  
2720  
2725  
2730  
2735  
2740  
2745  
2750  
2755  
2760  
2765  
2770  
2775  
2780  
2785  
2790  
2795  
2800  
2805  
2810  
2815  
2820  
2825  
2830  
2835  
2840  
2845  
2850  
2855  
2860  
2865  
2870  
2875  
2880  
2885  
2890  
2895  
2900  
2905  
2910  
2915  
2920  
2925  
2930  
2935  
2940  
2945  
2950  
2955  
2960  
2965  
2970  
2975  
2980  
2985  
2990  
2995  
3000  
3005  
3010  
3015  
3020  
3025  
3030  
3035  
3040  
3045  
3050  
3055  
3060  
3065  
3070  
3075  
3080  
3085  
3090  
3095  
3100  
3105  
3110  
3115  
3120  
3125  
3130  
3135  
3140  
3145  
3150  
3155  
3160  
3165  
3170  
3175  
3180  
3185  
3190  
3195  
3200  
3205  
3210  
3215  
3220  
3225  
3230  
3235  
3240  
3245  
3250  
3255  
3260  
3265  
3270  
3275  
3280  
3285  
3290  
3295  
3300  
3305  
3310  
3315  
3320  
3325  
3330  
3335  
3340  
3345  
3350  
3355  
3360  
3365  
3370  
3375  
3380  
3385  
3390  
3395  
3400  
3405  
3410  
3415  
3420  
3425  
3430  
3435  
3440  
3445  
3450  
3455  
3460  
3465  
3470  
3475  
3480  
3485  
3490  
3495  
3500  
3505  
3510  
3515  
3520  
3525  
3530  
3535  
3540  
3545  
3550  
3555  
3560  
3565  
3570  
3575  
3580  
3585  
3590  
3595  
3600  
3605  
3610  
3615  
3620  
3625  
3630  
3635  
3640  
3645  
3650  
3655  
3660  
3665  
3670  
3675  
3680  
3685  
3690  
3695  
3700  
3705  
3710  
3715  
3720  
3725  
3730  
3735  
3740  
3745  
3750  
3755  
3760  
3765  
3770  
3775  
3780  
3785  
3790  
3795  
3800  
3805  
3810  
3815  
3820  
3825  
3830  
3835  
3840  
3845  
3850  
3855  
3860  
3865  
3870  
3875  
3880  
3885  
3890  
3895  
3900  
3905  
3910  
3915  
3920  
3925  
3930  
3935  
3940  
3945  
3950  
3955  
3960  
3965  
3970  
3975  
3980  
3985  
3990  
3995  
4000  
4005  
4010  
4015  
4020  
4025  
4030  
4035  
4040  
4045  
4050  
4055  
4060  
4065  
4070  
4075  
4080  
4085  
4090  
4095  
4100  
4105  
4110  
4115  
4120  
4125  
4130  
4135  
4140  
4145  
4150  
4155  
4160  
4165  
4170  
4175  
4180  
4185  
4190  
4195  
4200  
4205  
4210  
4215  
4220  
4225  
4230  
4235  
4240  
4245  
4250  
4255  
4260  
4265  
4270  
4275  
4280  
4285  
4290  
4295  
4300  
4305  
4310  
4315  
4320  
4325  
4330  
4335  
4340  
4345  
4350  
4355  
4360  
4365  
4370  
4375  
4380  
4385  
4390  
4395  
4400  
4405  
4410  
4415  
4420  
4425  
4430  
4435  
4440  
4445  
4450  
4455  
4460  
4465  
4470  
4475  
4480  
4485  
4490  
4495  
4500  
4505  
4510  
4515  
4520  
4525  
4530  
4535  
4540  
4545  
4550  
4555  
4560  
4565  
4570  
4575  
4580  
4585  
4590  
4595  
4600  
4605  
4610  
4615  
4620  
4625  
4630  
4635  
4640  
4645  
4650  
4655  
4660  
4665  
4670  
4675  
4680  
4685  
4690  
4695  
4700  
4705  
4710  
4715  
4720  
4725  
4730  
4735  
4740  
4745  
4750  
4755  
4760  
4765  
4770  
4775  
4780  
4785  
4790  
4795  
4800  
4805  
4810  
4815  
4820  
4825  
4830  
4835  
4840  
4845  
4850  
4855  
4860  
4865  
4870  
4875  
4880  
4885  
4890  
4895  
4900  
4905  
4910  
4915  
4920  
4925  
4930  
4935  
4940  
4945  
4950  
4955  
4960  
4965  
4970  
4975  
4980  
4985  
4990  
4995  
5000  
5005  
5010  
5015  
5020  
5025  
5030  
5035  
5040  
5045  
5050  
5055  
5060  
5065  
5070  
5075  
5080  
5085  
5090  
5095  
5100  
5105  
5110  
5115  
5120  
5125  
5130  
5135  
5140  
5145  
5150  
5155  
5160  
5165  
5170  
5175  
5180  
5185  
5190  
5195  
5200  
5205  
5210  
5215  
5220  
5225  
5230  
5235  
5240  
5245  
5250  
5255  
5260  
5265  
5270  
5275  
5280  
5285  
5290  
5295  
5300  
5305  
5310  
5315  
5320  
5325  
5330  
5335  
5340  
5345  
5350  
5355  
5360  
5365  
5370  
5375  
5380  
5385  
5390  
5395  
5400  
5405  
5410  
5415  
5420  
5425  
5430  
5435  
5440  
5445  
5450  
5455  
5460  
5465  
5470  
5475  
5480  
5485  
5490  
5495  
5500  
5505  
5510  
5515  
5520  
5525  
5530  
5535  
5540  
5545  
5550  
5555  
5560  
5565  
5570  
5575  
5580  
5585  
5590  
5595  
5600  
5605  
5610  
5615  
5620  
5625  
5630  
5635  
5640  
5645  
5650  
5655  
5660  
5665  
5670  
5675  
5680  
5685  
5690  
5695  
5700  
5705  
5710  
5715  
5720  
5725  
5730  
5735  
5740  
5745  
5750  
5755  
5760  
5765  
5770  
5775  
5780  
5785  
5790  
5795  
5800  
5805  
5810  
5815  
5820  
5825  
5830  
5835  
5840  
5845  
5850  
5855  
5860  
5865  
5870  
5875  
5880  
5885  
5890  
5895  
5900  
5905  
5910  
5915  
5920  
5925  
5930  
5935  
5940  
5945  
5950  
5955  
5960  
5965  
5970  
5975  
5980  
5985  
5990  
5995  
6000  
6005  
6010  
6015  
6020  
6025  
6030  
6035  
6040  
6045  
6050  
6055  
6060  
6065  
6070  
6075  
6080  
6085  
6090  
6095  
6100  
6105  
6110  
6115  
6120  
6125  
6130  
6135  
6140  
6145  
6150  
6155  
6160  
6165  
6170  
6175  
6180  
6185  
6190  
6195  
6200  
6205  
6210  
6215  
6220  
6225  
6230  
6235  
6240  
6245  
6250  
6255  
6260  
6265  
6270  
6275  
6280  
6285  
6290  
6295  
6300  
6305  
6310  
6315  
6320  
6325  
6330  
6335  
6340  
6345  
6350  
6355  
6360  
6365  
6370  
6375  
6380  
6385  
6390  
6395  
6400  
6405  
6410  
6415  
6420  
6425  
6430  
6435  
6440  
6445  
6450  
6455  
6460  
6465  
6470  
6475  
6480  
6485  
6490  
6495  
6500  
6505  
6510  
6515  
6520  
6525  
6530  
6535  
6540  
6545  
6550  
6555  
6560  
6565  
6570  
6575  
6580  
6585  
6590  
6595  
6600  
6605  
6610  
6615  
6620  
6625  
6630  
6635  
6640  
6645  
6650  
6655  
6660  
6665  
6670  
6675  
6680  
6685  
6690  
6695  
6700  
6705  
6710  
6715  
6720  
6725  
6730  
6735  
6740  
6745  
6750  
6755  
6760  
6765  
6770  
6775  
6780  
6785  
6790  
6795  
6800  
6805  
6810  
6815  
6820  
6825  
6830  
6835  
6840  
6845  
6850  
6855  
6860  
6865  
6870  
6875  
6880  
6885  
6890  
6895  
6900  
6905  
6910  
6915  
6920  
6925  
6930  
6935  
6940  
6945  
6950  
6955  
6960  
6965  
6970  
6975  
6980  
6985  
6990  
6995  
7000  
7005  
7010  
7015  
7020  
7025  
7030  
7035  
7040  
7045  
7050  
7055  
7060  
7065  
7070  
7075  
7080  
7085  
7090  
7095  
7100  
7105  
7110  
7115  
7120  
7125  
7130  
7135  
7140  
7145  
7150  
7155  
7160  
7165  
7170  
7175  
7180  
7185  
7190  
7195  
7200  
7205  
7210  
7215  
7220  
7225  
7230  
7235  
7240  
7245  
7250  
7255  
7260  
7265  
7270  
7275  
7280  
7285  
7290  
7295  
7300  
7305  
7310  
7315  
7320  
7325  
7330  
7335  
7340  
7345  
7350  
7355  
7360  
7365  
7370  
7375  
7380  
7385  
7390  
7395  
7400  
7405  
7410  
7415  
7420  
7425  
7430  
7435  
7440  
7445  
7450  
7455  
7460  
7465  
7470  
7475  
7480  
7485  
7490  
7495  
7500  
7505  
7510  
7515  
7520  
7525  
7530  
7535  
7540  
7545  
7550  
7555  
7560  
7565  
7570  
7575  
7580  
7585  
7590  
7595  
7600  
7605  
7610  
7615  
7620  
7625  
7630  
7635  
7640  
7645  
7650  
7655  
7660  
7665  
7670  
7675  
7680  
7685  
7690  
7695  
7700  
7705  
7710  
7715  
7720  
7725  
7730  
7735  
7740  
7745  
7750  
7755  
7760  
7765  
7770  
7775  
7780  
7785  
7790  
7795  
7800  
7805  
7810  
7815  
7820  
7825  
7830  
7835  
7840  
7845  
7850  
7855  
7860  
7865  
7870  
7875  
7880  
7885  
7890  
7895  
7900  
7905  
7910  
7915  
7920  
7925  
7930  
7935  
7940  
7945  
7950  
7955  
7960  
7965  
7970  
7975  
7980  
7985  
7990  
7995  
8000  
8005  
8010  
8015  
8020  
8025  
8030  
8035  
8040  
8045  
8050  
8055  
8060  
8065  
8070  
8075  
8080  
8085  
8090  
8095  
8100  
8105  
8110  
8115  
8120  
8125  
8130  
8135  
8140  
8145  
8150  
8155  
8160  
8165  
8170  
8175  
8180  
8185  
8190  
8195  
8200  
8205  
8210  
8215  
8220  
8225  
8230  
8235  
8240  
8245  
8250  
8255  
8260  
8265  
8270  
8275  
8280  
8285  
8290  
8295  
8300  
8305  
8310  
8315  
8320  
8325  
8330  
8335  
8340  
8345  
8350  
8355  
8360  
8365  
8370  
8375  
8380  
8385  
8390  
8395  
8400  
8405  
8410  
8415  
8420  
8425  
8430  
8435  
8440  
8445  
8450  
8455  
8460  
8465  
8470  
8475  
8480  
8485  
8490  
8495  
8500  
8505  
8510  
8515  
8520  
8525  
8530  
8535  
8540  
8545  
8550  
8555  
8560  
8565  
8570  
8575  
8580  
8585  
8590  
8595  
8600  
8605  
8610  
8615  
8620  
8625  
8630  
8635  
8640  
8645  
8650  
8655  
8660  
8665  
8670  
8675  
8680  
8685  
8690  
8695  
8700  
8705  
8710  
8715  
8720  
8725  
8730  
8735  
8740  
8745  
8750  
8755  
8760  
8765  
8770  
8775  
8780  
8785  
8790  
8795  
8800  
8805  
8810  
8815  
8820  
8825  
8830  
8835  
8840  
8845  
8850  
8855  
8860  
8865  
8870  
8875  
8880  
8885  
8890  
8895  
8900  
8905  
8910  
8915  
8920  
8925  
8930  
8935  
8940  
8945  
8950  
8955  
8960  
8965  
8970  
8975  
8980  
8985  
8990  
8995  
9000  
9005  
9010  
9015  
9020  
9025  
9030  
9035  
9040  
9045  
9050  
9055  
9060  
9065  
9070  
9075  
9080  
9085  
9090  
9095  
9100  
9105  
9110  
9115  
9120  
9125  
9130  
9135  
9140  
9145  
9150  
9155  
9160  
9165  
9170  
9175  
9180  
9185  
9190  
9195  
9200  
9205  
9210  
9215  
9220  
9225  
9230  
9235  
9240  
9245  
9250  
9255  
9260  
9265  
9270  
9275  
9280  
9285  
9290  
9295  
9300  
9305  
9310  
9315  
9320  
9325  
9330  
9335  
9340  
9345  
9350  
9355  
9360  
9365  
9370  
9375  
9380  
9385  
9390  
9395  
9400  
9405  
9410  
9415  
9420  
9425  
9430  
9435  
9440  
9445  
9450  
9455  
9460  
9465  
9470  
9475  
9480  
9485  
9490  
9495  
9500  
9505  
9510  
9515  
9520  
9525  
9530  
9535  
9540  
9545  
9550  
9555  
9560  
9565  
9570  
9575  
9580  
9585  
9590  
9595  
9600  
9605  
9610  
9615  
9620  
9625  
9630  
9635  
9640  
9645  
9650  
9655  
9660  
9665  
9670  
9675  
9680  
9685  
9690  
9695  
9700  
9705  
9710  
9715  
9720  
9725  
9730  
9735  
9740  
9745  
9750  
9755  
9760  
9765  
9770  
9775  
9780  
9785  
9790  
9795  
9800  
9805  
9810  
9815  
9820  
9825  
9830  
9835  
9840  
9845  
9850  
9855  
9860  
9865  
9870  
9875  
9880  
9885  
9890  
9895  
9900  
9905  
9910  
9915  
9920  
9925  
9930  
9935  
9940  
9945  
9950  
9955  
9960  
9965  
9970  
9975  
9980  
9985  
9990  
9995  
10000  
10005  
10010  
10015  
10020  
10025  
10030  
10035  
10040  
10045  
10050  
10055  
10060  
10065  
10070  
10075  
10080  
10085  
10090  
10095  
10100  
10105  
10110  
10115  
10120  
10125  
10130  
10135  
10140  
10145  
10150  
10155  
10160  
10165  
10170  
10175  
10180  
10185  
10190  
10195  
10200  
10205  
10210  
10215  
10220  
10225  
10230  
10235  
10240  
10245  
10250  
10255  
10260  
102

Brief Description of the Drawings:

Fig. 1 is a diagrammatic, plan view of geometric ratios of regions to be processed during a fabrication process according to the invention;

Fig. 2 is a cross-sectional view taken along the line II-II after an application of a silicon layer provided for a transistor channel;

Fig. 3 is a cross-sectional view taken along the line III-III after a patterning of the silicon layer and an application of a second nitride layer;

Fig. 4 is a cross-sectional view taken along the line IV-IV after an application of a second oxide layer and etching of a contact hole; and

Fig. 5 is a cross-sectional view taken along the line V-V of the double gate MOSFET.

Description of the Preferred Embodiments:

Referring now to the figures of the drawing in detail and first, particularly, to Fig. 2 thereof, there is shown a so-called silicon on insulator (SOI) starting substrate containing a substrate 1, such as an silicon wafer, to which

are subsequently applied a first oxide layer 2, a first spacer layer 3 made of silicon nitride (SiN) and a semiconductor layer 4 being a silicon layer in the present case. Such a starting substrate can be fabricated by wafer bonding, for example, in that, separately from one another, an oxide layer is grown on a first silicon wafer and a nitride layer is grown on a second silicon wafer and the two silicon wafers are fixed to one another at the oxide and nitride layers by a wafer bonding method known per se in the prior art. Afterwards, during the process, the second silicon wafer has to be brought to the desired thickness by polishing and/or etching. As an alternative to the fabrication process, the structure shown in Fig. 2 can also be obtained by successive deposition of the layer construction shown and by subsequent recrystallization, for example laser recrystallization of the silicon grown in polycrystalline form. However, it is also theoretically conceivable to leave the semiconductor layer 4 in the polycrystalline state with a small crystallite size or even in the amorphous state. Although the mobility is restricted to a relatively great extent in this state, the small volume of the channel region and the complete punch-through of the gate potential nonetheless give rise to the prospect of a feasible power of the component even in that case. During fabrication, the complex recrystallization method could then be dispensed with.

Afterwards, the silicon layer 4 is patterned by a suitable method to leave a semiconductor layer structure 4A (Fig. 3), a rectangular region in the present case, as is shown by the solid line in Fig. 1.

5

*pub. 62*  
The rectangular region 4A is subsequently overgrown by a second spacer layer 5 made of SiN, with the result that it is completely enclosed by the SiN material, as is illustrated in Fig. 3. As will become evident further below, the SiN material serves as a spacer material for a gate electrode that is to be used in its place.

The spacer layers 3 and 5 are subsequently patterned by a suitable method in such a way that a region thereof remains, as is shown by the broken line in Fig. 1 and as shown in Fig. 4. The region has essentially two rectangular sections that are connected to one another by a web. The upper rectangular region in the illustration in Fig. 1 contains the embedded semiconductor layer structure. Outside the region of the broken line in Fig. 1, the first oxide layer 2 is situated at the surface.

A second oxide layer 6 is then deposited onto the structure and its surface is subsequently planarized, as can be seen in Fig. 4. The planarization may be effected by chemical mechanical polishing, for example.

Afterwards, in the dash-dotted regions in Fig. 1, vertical depressions 7A, 7B are etched into the structure. For each of the depressions 7A, 7B, the first and second spacer layers 3, 5 and, in each case on both sides, an edge section of the semiconductor layer structure 4A being etched through completely in each case, as can be seen in Fig. 5. In the plan view of Fig. 1, the dashed-dotted regions to be etched lie opposite one another on the short sides of the rectangular silicon region 4A, a slight overlap with the rectangular silicon region existing on both sides. During the etching, then, the rectangular silicon region 4A is incipiently etched in both depressions 7A, 7B. In the etched depressions, then, the respective ends of the silicon region 4A are uncovered at respective inner walls. As can furthermore be discerned in Fig. 5, the nitride layers 3, 5 and the silicon layer 4 are etched through completely into their depth, with the result that the oxide layer 2 is slightly incipiently etched at the surface. The oxide layer 2 can also be used as an etching stop layer for the etching operation.

Source and drain regions are subsequently fabricated in the depressions 7A, 7B by filling the depressions with electrically conductive material 20. The material 20 may be, for example, highly doped polysilicon, a metal or a metal silicide. The material 20 must be deposited slowly, so that

the depressions 7A, 7B are filled to an appreciable extent before the opening grows over. After the method step, the source and drain regions 20 are thus in contact with the silicon region 4A on both sides. In this case, too, the surface is subsequently planarized, which can be carried out for example by etching back or chemical mechanical polishing.

A first contact hole 8A is then made in the oxide layer 6 in the region of the lower rectangular section of the nitride layers (see Fig. 1). The result is shown in Fig. 4 in a cross-sectional view along the line IV-IV in Fig. 1.

Afterwards, the spacer silicon nitride layers 3, 5 are etched out selectively, for example wet-chemically through the contact hole 8A. The result obtained is a structure in which a freely suspended silicon web (reference symbol 4A), provided as the channel region of the transistor to be fabricated, is held only at its ends by the source and drain regions 20, as shown in Fig. 5.

Afterwards, insulation layers 9 are formed by thermal oxidation, for example. In this case, a relatively thin gate oxide forms on the silicon web 4A and, in the case where doped polycrystalline silicon is used for the source and drain regions 20, a thicker thermal oxide simultaneously forms on the source and drain regions 20, as can be discerned in Fig. 5, on account of the increase in the oxide growth rate with

the degree of doping. Consequently, a relatively thick thermal oxide is also formed on the surface of the source and drain regions 20.

5 A gate electrode 10 is then formed in the etched-free regions in which the spacer silicon nitride layers 3, 5 were previously situated. This is preferably done by chemical vapor phase (CMP) deposition of highly doped polysilicon, followed by planarization of the surface of the structure. 10 The doping is effected in situ in this case, that is to say during the deposition, and the doping material is phosphorus, for example, which makes the semiconductor n-conducting. However, a metal or a metal silicide may also be deposited as gate electrode. Afterwards, the surface is again planarized by etching back or chemical mechanical polishing.

By virtue of the fact that the etching of the depressions 7A, 7B is carried out using one and the same mask, the channel length and the position of the gate electrodes are thus 20 defined simultaneously, as a result of which the gate electrodes are aligned very accurately with one another.

In the state of the component as shown in Fig. 5, the source and drain regions 20 are not yet provided with metal contacts.

25 Accordingly, contact holes 8B, 8C are finally also made in the oxide layers of the source and drain regions 20, as shown by

the dotted lines in Fig. 1. The contact holes 8B, 8C are finally metallized, source and drain contacts thereby being fabricated.